



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
[www.uspto.gov](http://www.uspto.gov)

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/965,518	09/25/2001	Nagabhushana T. Sindhushayana	000400	3313
23696	7590	03/31/2005	EXAMINER	
Qualcomm Incorporated Patents Department 5775 Morehouse Drive San Diego, CA 92121-1714				TORRES, JUAN A
		ART UNIT		PAPER NUMBER
		2631		

DATE MAILED: 03/31/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	<b>Application No.</b>	<b>Applicant(s)</b>
	09/965,518	SINDHUSHAYANA ET AL.
	<b>Examiner</b>	<b>Art Unit</b>
	Juan A. Torres	2631

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

- 1) Responsive to communication(s) filed on 25 September 2001.
- 2a) This action is FINAL.                            2b) This action is non-final.
- 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

- 4) Claim(s) 1-25 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) Claim(s) \_\_\_\_\_ is/are allowed.
- 6) Claim(s) 1-25 is/are rejected.
- 7) Claim(s) 1-25 is/are objected to.
- 8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

- 9) The specification is objected to by the Examiner.
- 10) The drawing(s) filed on \_\_\_\_\_ is/are: a) accepted or b) objected to by the Examiner.  
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
  - a) All    b) Some \* c) None of:
    1. Certified copies of the priority documents have been received.
    2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
    3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)	4) <input type="checkbox"/> Interview Summary (PTO-413)
2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail Date. _____.
3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date <u>12-18-03</u> .	5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)
	6) <input type="checkbox"/> Other: _____.

## DETAILED ACTION

### *Drawings*

The drawings are objected to because:

In FIG. 4 the output of block 402 labeled as "Z<sub>i</sub>" is indefinite, it is suggested to be changed to "Z<sub>k</sub>" see page 10 paragraph [00025].

In FIG. 6 block 658 labeled as "M(R,y<sub>i</sub>)" is indefinite, it is suggested to be changed to "M(R,Y<sub>i</sub>)" see page 19 paragraph [00040].

In FIG. 6 block 602 labeled as "y<sub>i</sub>" is indefinite, it is suggested to be changed to "Y<sub>i</sub>" see page 19 paragraph [00040].

In FIG. 6 block 659 labeled as "M(R,x<sub>i</sub>)" is indefinite, it is suggested to be changed to "M(R,X<sub>i</sub>)" see page 16 paragraph [00035].

In FIG. 6 block 601 labeled as "x<sub>i</sub>" is indefinite, it is suggested to be changed to "X<sub>i</sub>" see page 16 paragraph [00035].

In FIG. 6 block 650 labeled as "M(C<sub>i</sub>,x<sub>i</sub>)" is indefinite, it is suggested to be changed to "M(C<sub>i</sub>,X<sub>i</sub>)" see page 16 paragraph [00035].

In FIG. 6 block 652 labeled as "M(x<sub>i</sub>,D<sub>k</sub>)" is indefinite, it is suggested to be changed to "M(X<sub>i</sub>,C<sub>k</sub>)" see page 16 paragraph [00035].

In FIG. 7 block 701 labeled as "x<sub>i</sub>" is indefinite, it is suggested to be changed to "X<sub>i</sub>" see page 21 paragraph [00048].

In FIG. 7 block 701 labeled as "x<sub>i-1</sub>" is indefinite, it is suggested to be changed to "X<sub>i-1</sub>" see page 21 paragraph [00048].

In FIG. 7 block 701 labeled as "x<sub>i+1</sub>" is indefinite, it is suggested to be changed to "X<sub>i+1</sub>" see page 21 paragraph [00048].

In FIG. 7 block 708 labeled as "z<sub>i</sub>" is indefinite, it is suggested to be changed to "Z<sub>i</sub>" see page 21 paragraph [00048].

In FIG. 7 block 708 labeled as "z<sub>i-1</sub>" is indefinite, it is suggested to be changed to "Z<sub>i-1</sub>" see page 21 paragraph [00048].

In FIG. 7 block 708 labeled as "z<sub>i+1</sub>" is indefinite, it is suggested to be changed to "Z<sub>i+1</sub>" see page 21 paragraph [00048].

Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as "amended." If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate changes made to the brief description of the several views of the drawings for consistency. Additional replacement sheets may be necessary to show the renumbering of the remaining figures. The replacement sheet(s) should be labeled "Replacement Sheet" in the page header (as per 37 CFR 1.84(c)) so as not to obstruct any portion of the drawing figures. If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

Figures 1, 2, 3, and 4 should be designated by a legend such as --Prior Art-- because only that which is old is illustrated (see US 5933462). See MPEP § 608.02(g). Corrected drawings in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. The replacement sheet(s) should be labeled "Replacement Sheet" in the page header (as per 37 CFR 1.121(d)) so as not to obstruct any portion of the drawing figures. If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

### ***Specification***

The disclosure is objected to because it contains an embedded hyperlink and/or other form of browser-executable code. Applicant is required to delete the embedded hyperlink and/or other form of browser-executable code. See MPEP § 608.01.

The lengthy specification has not been checked to the extent necessary to determine the presence of all possible minor errors. Applicant's cooperation is requested in correcting any errors of which applicant may become aware in the specification.

The disclosure is objected to because of the following informalities:

In page 4, paragraph [00014] the recitation "accompanying" is indefinite, it is suggested to be changed to "accompanying".

In page 7, paragraph [00021] the recitation "MAP" is indefinite, it is suggested to be changed to "Maximum A Posteriori (MAP)".

In page 13, paragraph [00030] the recitation “ $\sigma_k$ ” is indefinite, it is suggested to be changed to “ $\sigma_k$ ”.

In page 13, paragraph [00030] the recitation “K+1” is indefinite, it is suggested to be changed to “k+1”.

In page 13, paragraph [00030] the recitation “D<sub>k</sub>” is indefinite, it is suggested to be changed to “D<sub>k</sub>”.

In page 15, paragraph [00034] the recitation “614-16” is indefinite, it is suggested to be changed to “614, 615 and 616”.

In page 17, paragraph [00037] the recitation “ $\sigma_k$ ” is indefinite, it is suggested to be changed to “ $\sigma_k$ ”.

In page 20, paragraph [00041] the recitation “D<sub>k</sub> 603” is indefinite, it is suggested to be changed to “D<sub>k</sub> 612”.

In page 20, paragraph [00041] the recitation “654 (in dotted line) is shown” is indefinite because it is not shown.

In page 20, paragraph [00041] the recitation “D<sub>k</sub> 603” is indefinite, it is suggested to be changed to “D<sub>k</sub> 612”.

In page 20, paragraph [00041] the recitation “D<sub>k</sub> 603” is indefinite, it is suggested to be changed to “D<sub>k</sub> 612”.

In page 21, paragraph [00048] the recitation “ $\sigma_k$ ” is indefinite, it is suggested to be changed to “ $\sigma_k$ ”.

In page 21, paragraph [00048] the recitation “D<sub>k</sub>” is indefinite, it is suggested to be changed to “D<sub>k</sub>”.

In page 22, paragraph [00048] the recitation “Z<sub>K+1</sub>” is indefinite, it is suggested to be changed to “Z<sub>k+1</sub>”.

In page 22, paragraph [00048] the recitation “K+1” is indefinite, it is suggested to be changed to “k+1”.

In page 24, paragraph [00052] the recitation “DSP” is indefinite, it is suggested to be changed to “Digital Signal Processor (DSP)”.

In page 24, paragraph [00053] the recitation “RAM” is indefinite, it is suggested to be changed to “Random Access Memory (RAM)”.

In page 24, paragraph [00053] the recitation “ROM” is indefinite, it is suggested to be changed to “Read Only Memory (ROM)”.

In page 24, paragraph [00053] the recitation “EPROM” is indefinite, it is suggested to be changed to “Erasable Programmable Read Only Memory (EPROM)”.

In page 25, paragraph [00053] the recitation “EEPROM” is indefinite, it is suggested to be changed to “Electrically Erasable Programmable Read Only Memory (EEPROM)”.

In page 25, paragraph [00053] the recitation “CD-ROM” is indefinite, it is suggested to be changed to “Compact Disk Read Only Memory (EEPROM)”.

Appropriate correction is required.

The lengthy specification has not been checked to the extent necessary to determine the presence of all possible minor errors. Applicant's cooperation is requested in correcting any errors of which applicant may become aware in the specification.

***Claim Objections***

Claims 1-17 are objected to because of the following informalities: the recitation in line 8 of claim 1 of "C and D" is indefinite, it is suggested to be changed to "C<sub>i</sub> and D<sub>k</sub>".

Claim 15 is objected to because of the following informalities: the recitation in line 8 of claim 15 of "Y<sub>k</sub>" is indefinite, it is suggested to be changed to "Z<sub>k</sub>", as indicated in page 10 line 2 of the disclosure.

Claims 18-21 are objected to because of the following informalities: the recitation in line 11 of claim 18 of "Y<sub>i</sub>; and" is indefinite, it is suggested to be changed to "Y<sub>i</sub>".

Claim 21 is objected to because of the following informalities: the recitation in line 1 of claim 21 of "said sequence of data" is indefinite, it is suggested to be changed to "said sequence of turbo encoded data symbols".

Claims 22-24 are objected to because of the following informalities: the recitation in line 11 of claim 22 of "Y<sub>i</sub>; and" is indefinite, it is suggested to be changed to "Y<sub>i</sub>".

Claim 25 is objected to because of the following informalities: the recitation in line 20 of claim 25 of "D<sub>k+1</sub>; and" is indefinite, it is suggested to be changed to "D<sub>k+1</sub>".

Claim 25 is objected to because of the following informalities: the recitation in line 23 of claim 25 of "σ<sub>k+1</sub>; and" is indefinite, it is suggested to be changed to "σ<sub>k+1</sub>".

Appropriate correction is required.

***Claim Rejections - 35 USC § 112***

The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

Claim 25 is rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the enablement requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to enable one skilled in the art to which it pertains, or with which it is most nearly connected, to make and/or use the invention. The disclosure doesn't describe the means for channel nodes  $R_x$ ,  $R_y$  and  $R_z$ ; the means for symbol nodes  $X_i$ ,  $Y_i$  and  $Z_k$ ; means for state nodes  $S_i$  and  $S_{i-1}$ ; means for state nodes  $\sigma_k$  and  $\sigma_{k-1}$ ; means for a computational node  $C_i$ ; means for a computational node  $D_k$ ; means for a computational node  $C_{i+1}$ ; means for a computational node  $D_{k+1}$ ; and means for a computational node  $D_{k-1}$ .

***Claim Rejections - 35 USC § 102***

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(a) the invention was known or used by others in this country, or patented or described in a printed publication in this or a foreign country, before the invention thereof by the applicant for a patent.

Claims 1-14 and 17-25 are rejected under 35 U.S.C. 102(a) as being anticipated by admitted prior art FIG. 5).

As per claim 1, Admission in FIG. 5 shows a method for decoding a sequence of turbo encoded data symbols transmitted over a channel comprising: updating channel nodes  $R_x$ ,  $R_y$  and  $R_z$  based on a received channel output (in FIG. 5  $R_x$  is block 501 input 541 and 542;  $R_y$  is block 501 input 542 and  $R_z$  is block 502 input 540); initializing outgoing messages from symbol nodes  $X_i$ ,  $Y_i$  and  $Z_k$  wherein said symbol nodes  $X_i$ ,  $Y_i$  and  $Z_k$  are in communication with said channel nodes  $R_x$ ,  $R_y$  and  $R_z$  ( $X_i$  is block 501

output 550;  $Y_i$  is output of block 520 line 542 and  $Z_k$  is output of block 520 line 540); and triggering updates of computational nodes C and D, (computational node C is block 501 and computational node D is block 502) associated with different instances of time, in accordance with a triggering schedule, wherein a computational node  $C_i$  is in communication with said symbol nodes  $X_i$ , and  $Y_i$  and a computational node  $D_k$  is in communication with said symbol nodes  $X_i$  and  $Z_k$ . (FIG. 5 input of block 501 – C – have inputs  $X_i$ , and  $Y_i$  and block 502 – D – have inputs  $X_i$  and  $Z_k$  ).

As per claim 2, Admission in FIG. 5 shows a method for decoding a sequence of turbo code where the computational node  $C_i$  is in communication with state nodes  $S_i$  and  $S_{i-1}$ , associated with a first constituent code (FIG. 5 input of block 501 – C – have inputs  $X_i$ , with be related to  $S_i$  and output  $X_i$  will be related with  $S_{i-1}$ ), and said computational node  $D_k$  is in communication with state node  $\sigma_k$  and  $\sigma_{k-1}$  associated with a second constituent code, wherein said first and second constituent codes are associated with a turbo code in said communication system used for encoding said sequence of encoded data symbols (FIG. 5 block 501 – C – have inputs  $X_i$ , with be related to  $S_i$  and output  $X_i$  will be related with  $S_{i-1}$  and block 502 – D – have inputs  $X_k$ , with be related to  $\sigma_{k-1}$  and output  $X_k$  will be related with  $\sigma_k$  ).

As per claim 3, Admission in FIG. 5 shows a method for decoding a sequence of turbo code comprising accepting a value of symbol  $X_i$  at said symbol node  $X_i$  as a decoded value of symbol  $X_i$  after at least one iteration of said triggering updates of said computational nodes C and D (FIG. 5 output of block 501 line 550 after the first cycle).

As per claim 4, Admission in FIG. 5 shows a method for decoding a sequence of turbo code wherein said triggering schedule includes triggering said computational nodes C and D at different instances of time essentially concurrently (FIG. 5 input 532 of block 502 wait until block 501 produces its output 550 and that output is interleaved by block 530).

As per claim 5, Admission in FIG. 5 shows a method for decoding a sequence of turbo code where the triggering schedule includes triggering the computational nodes C (block 501) and D (block 502) at different instances of time in a sequence of  $C_0, C_1, C_2, \dots, C_N, C_{N-1}, C_{N-2}, C_{N-3}, \dots, C_2, C_1, C_0, D_0, D_1, D_2, \dots, D_N, D_{N-1}, D_{N-2}, D_{N-3}, \dots, D_2, D_1, D_0$  (FIG. 5 input 532 of block 502 wait until block 501 produces its output 550 and that output is interleaved by block 530 and this process is repeated until a determined number of iterations).

As per claim 6, Admission in FIG. 5 shows a method for decoding a sequence of turbo code partitioning the computational node C at time instances  $C_0, C_1, C_2, \dots, C_N$  into at least two subsets, where the triggering schedule includes triggering updates of computational nodes C in a sequence at different time instances in each subset (FIG. 5 input 541 of block 501 wait until block 502 produces its output 560 and that output is deinterleaved by block 531 and this process is repeated until a determined number of iterations that define a number of subsets).

As per claim 7, Admission in FIG. 5 shows a method for decoding a sequence of turbo code determining the sequence at different time instances in each subset for said triggering updates FIG. 5 input 541 of block 501 wait until block 502 produces its output

560 and that output is deinterleaved by block 531 and this process is repeated until a determined number of iterations that define a number of subsets that happen a different time instances, each iteration wait for the previous iteration).

As per claim 8, Admission in FIG. 5 shows a method for decoding a sequence of turbo code where triggering the computational node C at different time instances in at least two subsets occurs concurrently FIG. 5 input 541 of block 501 wait until block 502 produces its output 560 and that output is deinterleaved by block 531 and this process is repeated until a determined number of iterations that define a number of subsets that happen a different time instances, each iteration wait for the previous iteration. The block 501 will hold the value  $Y_i$  of waiting for the next value of  $X_i, X_{i+1}$ ).

As per claim 9, Admission in FIG. 5 shows a method for decoding a sequence of turbo code where least two subsets of computational node C at different time instances  $C_0, C_1, C_2, \dots, C_N$  have at least one common computational node time instance FIG. 5 input 541 of block 501 wait until block 502 produces its output 560 and that output is deinterleaved by block 531 and this process is repeated until a determined number of iterations that define a number of subsets that happen a different time instances, each iteration wait for the previous iteration. The block 501 will hold the value  $Y_i$  of waiting for the next value of  $X_i, X_{i+1}$  that will be in a common computational node time instance).

As per claim 10, Admission in FIG. 5 shows a method for decoding a sequence of turbo code partitioning computational node D at different time instances  $D_0, D_1, D_2, \dots, D_N$  into at least two subsets, wherein said triggering schedule includes triggering computational nodes D at different time instances in a sequence in each subset (FIG. 5

input 532 of block 502 wait until block 501 produces its output 550 and that output is interleaved by block 530 and this process is repeated until a determined number of iterations that define a number of subsets).

As per claim 11, Admission in FIG. 5 shows a method for decoding a sequence of turbo code comprising determining the sequence at different time instances in each subset for the triggering updates (FIG. 5 input 532 of block 502 wait until block 501 produces its output 550 and that output is interleaved by block 530 and this process is repeated until a determined number of iterations that define a number of subsets that happen a different time instances, each iteration wait for the previous iteration).

As per claim 12, Admission in FIG. 5 shows a method for decoding a sequence of turbo code where the triggering of computational node D at different time instance in said least two subsets occurs concurrently (FIG. 5 input 532 of block 502 wait until block 501 produces its output 550 and that output is interleaved by block 530 and this process is repeated until a determined number of iterations that define a number of subsets that happen a different time instances, each iteration wait for the previous iteration. The block 502 will hold the value  $Z_k$  of waiting for the next value of  $X_k, X_{k+1}$ ).

As per claim 13, Admission in FIG. 5 shows a method for decoding a sequence of turbo code where the subsets of computational node D at time instances  $D_0, D_1, D_2, \dots, D_N$  have at least one common computational node time instance (FIG. 5 input 532 of block 502 wait until block 501 produces its output 550 and that output is interleaved by block 530 and this process is repeated until a determined number of iterations that define a number of subsets that happen a different time instances, each iteration wait

for the previous iteration. The block 502 will hold the value  $Z_k$  of waiting for the next value of  $X_k, X_{k+1}$  that will be in a common computational node time instance).

As per claim 14, Admission in FIG. 5 shows a method for decoding a sequence of turbo code where the updating includes summing incoming messages to produce an output message, and outputting the output message for updating (FIG. 5 input 541 of block 501  $X_i$ ,  $2^{nd}$  estimation will produce an updated output in 550 that will be the third estimation).

As per claim 17, Admission in FIG. 5 shows a method for decoding a sequence of turbo code where the sequence of data includes "N" number of symbols, each symbol in said sequence is identified by either a subscript "i" or "k," and the subscript "i" and "k" are references to time instances in the decoding process (FIG. 5 subscript "i" is input to block 501 related with not-interleaved data and subscript "k" is input to block 502 related with interleaved data).

As per claim 18, Admission in FIG. 5 shows a method for decoding a sequence of turbo encoded data symbols transmitted over a channel comprising: updating channel nodes  $R_x, R_y$  and  $R_z$  based on a received channel output (in FIG. 5  $R_x$  is block 501 input 541 and 542;  $R_y$  is block 501 input 542 and  $R_z$  is block 502 input 540); initializing outgoing messages from symbol nodes  $X_i, Y_i$  and  $Z_k$  wherein said symbol nodes  $X_i, Y_i$  and  $Z_k$  are in communication with said channel nodes  $R_x, R_y$  and  $R_z$  ( $X_i$  is block 501 output 550;  $Y_i$  is output of block 520 line 542 and  $Z_k$  is output of block 520 line 540); state nodes  $S_i$  and  $S_{i-1}$  associated with a first constituent code in a turbo code (in FIG. 5 block 501 output 550 and inputs 541 and 542); state nodes  $\sigma_k$  and  $\sigma_{k-1}$

associated with a second constituent code in said turbo code (in FIG. 5 block 502 output 560 and inputs 540 and 532); a computational node  $C_i$  in communication with said symbol nodes  $X_i$  and  $Y_i$  (computational node  $C_i$  is block 501); and a computational node  $D_k$  in communication with said symbol nodes  $X_i$  and  $Z_k$  (computational node  $D_k$  is block 502), where said computational node  $C_i$  is in communication with said state nodes  $S_i$  and  $S_{i-1}$  (in FIG. 5 block 501 output 550 and inputs 541 and 542) and said computational node  $D_k$  is in communication with said state nodes  $\sigma_k$  and  $\sigma_{k-1}$  (in FIG. 5 block 502 output 560 and inputs 540 and 532); a computational node  $C_{i+1}$  in communication with the state node  $S_i$  (in FIG. 5 block 501 inputs 541 and 542); a computational node  $C_{i-1}$ , in communication with said state node  $S_{i-1}$  (in FIG. 5 block 501 output 550); a computational node  $D_{k+1}$  in communication with said state node  $\sigma_k$  (in FIG. 5 block 502 inputs 540 and 532); and a computational node  $D_{k-1}$  in communication with said state node  $\sigma_{k+1}$  (in FIG. 5 block 502 output 560), where computational nodes C and D at different time instances are configured for updates in accordance with a update triggering schedule.

As per claim 19, Admission in FIG. 5 shows a method for decoding a sequence of turbo where the update triggering schedule includes triggering updates of said computational nodes C and D in a sequence of  $C_0, C_1, C_2, \dots, C_N, C_{N-1}, C_{N-2}, C_{N-3}, \dots, C_2, C_1, C_0, D_0, D_1, D_2, \dots, D_N, D_{N-1}, D_{N-2}, D_{N-3}, \dots, D_2, D_1, D_0$  (FIG. 5 input 532 of block 502 wait until block 501 produces its output 550 and that output is interleaved by block 530 and this process is repeated until a determined number of iterations).

As per claim 20, Admission in FIG. 5 shows a method for decoding a sequence of turbo where the update triggering schedule includes triggering updates in a sequence in a partitioned computational nodes  $C_0, C_1, C_2, \dots, C_N$  of at least two subsets and in a sequence in a partitioned computational nodes  $D_0, D_1, D_2, \dots, D_N$  of at least two subsets (FIG. 5 input 541 of block 501 wait until block 502 produces its output 560 and that output is deinterleaved by block 531 and this process is repeated until a determined number of iterations that define a number of subsets, input 532 of block 502 wait until block 501 produces its output 550 and that output is interleaved by block 530 and this process is repeated until a determined number of iterations that define a number of subsets).

As per claim 21, Admission in FIG. 5 shows a method for decoding a sequence of turbo where the sequence of data includes "N" number of symbols, wherein each symbol in said sequence is identified by either a subscript "i" or "k" corresponding to the subscripts used for said state nodes and said computational nodes (FIG. 5 subscript "i" is input to block 501 related with not-interleaved data and subscript "k" is input to block 502 related with interleaved data).

As per claim 22, Admission in FIG. 5 shows a processor configured for decoding a sequence of turbo encoded data symbols for communication over a channel comprising: channel nodes  $R_x, R_y$  and  $R_z$  for receiving channel output (in FIG. 5  $R_x$  is block 501 input 541 and 542;  $R_y$  is block 501 input 542 and  $R_z$  is block 502 input 540); symbol nodes  $X_i, Y_i$  and  $Z_k$  in communication with the channel nodes  $R_x, R_y$  and  $R_z$  ( $X_i$ , is block 501 output 550;  $Y_i$  is output of block 520 line 542 and  $Z_k$  is output of block 520

line 540); state nodes  $S_i$  and  $S_{i-1}$  associated with a first constituent code in a turbo code (in FIG. 5 block 501 output 550 and inputs 541 and 542); state nodes  $\sigma_k$  and  $\sigma_{k-1}$  associated with a second constituent code in the turbo code (in FIG. 5 block 502 output 560 and inputs 540 and 532); a computational node  $C_i$  in communication with the symbol nodes  $X_i$  and  $Y_i$  (computational node  $C_i$  is block 501); and a computational node  $D_k$  in communication with the symbol nodes  $X_k$  and  $Y_k$  (computational node  $D_k$  is block 502), where the computational node  $C_i$  is in communication with the state nodes  $S_i$  and  $S_{i-1}$  (in FIG. 5 block 501 output 550 and inputs 541 and 542) and the computational node  $D_k$  is in communication with the state nodes  $\sigma_k$  and  $\sigma_{k-1}$  (in FIG. 5 block 502 output 560 and inputs 540 and 532); a computational node  $C_{i+1}$  in communication with the state node  $S_i$  (in FIG. 5 block 501 inputs 541 and 542); a computational node  $C_{i-1}$  in communication with the state node  $S_{i-1}$  (in FIG. 5 block 501 inputs 541 and 542); a computational node  $D_{k+1}$  in communication with the state node  $\sigma_k$  (in FIG. 5 block 502 inputs 540 and 532); and a computational node  $D_{k-1}$  in communication with the state node  $\sigma_{k+1}$  (in FIG. 5 block 502 output 560), wherein computational nodes C and D at different time instances are configured for updates in accordance with a update triggering schedule.

As per claim 23, Admission in FIG. 5 shows a processor where the update triggering schedule includes triggering updates of the computational nodes C and D in a sequence of  $C_0, C_1, C_2, \dots, C_N, C_{N-1}, C_{N-2}, C_{N-3}, \dots, C_2, C_1, C_0, D_0, D_1, D_2, \dots, D_N, D_{N-1}, D_{N-2}, D_{N-3}, \dots, D_2, D_1, D_0$  (FIG. 5 input 532 of block 502 wait until block 501 produces

its output 550 and that output is interleaved by block 530 and this process is repeated until a determined number of iterations).

As per claim 24, Admission in FIG. 5 shows a processor where the sequence of data includes "N" number of symbols, wherein each symbol in said sequence is identified by either a subscript "i" or "k" corresponding to the subscripts used for said state nodes and said computational nodes (FIG. 5 subscript "i" is input to block 501 related with not-interleaved data and subscript "k" is input to block 502 related with interleaved data).

As per claim 25, Admission in FIG. 5 shows an apparatus for decoding a sequence of turbo encoded data symbols for communication over a channel comprising: means for channel nodes  $R_x$ ,  $R_y$  and  $R_z$  for receiving channel output (in FIG. 5  $R_x$  is block 501 input 541 and 542;  $R_y$  is block 501 input 542 and  $R_z$  is block 502 input 540); means for symbol nodes  $X_i$ ,  $Y_i$  and  $Z_k$  in communication with said channel nodes  $R_x$ ,  $R_y$  and  $R_z$  ( $X_i$  is block 501 output 550;  $Y_i$  is output of block 520 line 542 and  $Z_k$  is output of block 520 line 540); means for state nodes  $S_i$  and  $S_{i-1}$  associated with a first constituent code in a turbo code (in FIG. 5 block 501 output 550 and inputs 541 and 542); means for state nodes  $\sigma_k$  and  $\sigma_{k-1}$  associated with a second constituent code in said turbo code (in FIG. 5 block 502 output 560 and inputs 540 and 532); means for a computational node  $C_i$  in communication with said symbol nodes  $X_i$  and  $Y_i$  (computational node  $C_i$  is block 501); and a computational node  $D_k$  in communication with said symbol nodes  $X_i$  and  $Z_k$  (computational node  $D_k$  is block 502); means for a computational node  $D_k$  in communication with said symbol nodes  $X_i$  and  $Z_k$

(computational node  $D_k$  is block 502), wherein said computational node  $C_i$  is in communication with said state nodes  $S_i$  and  $S_{i-1}$  (in FIG. 5 block 501 output 550 and inputs 541 and 542) and said computational node  $D_k$  is in communication with said state nodes  $\sigma_k$  and  $\sigma_{k-1}$  (in FIG. 5 block 502 output 560 and inputs 540 and 532); means for a computational node  $C_{i+1}$  in communication with the state node  $S_i$  (in FIG. 5 block 501 inputs 541 and 542); means for a computational node  $C_{i-1}$ , in communication with said state node  $S_{i-1}$  (in FIG. 5 block 501 output 550); means for a computational node  $D_{k+1}$  in communication with said state node  $\sigma_k$  (in FIG. 5 block 502 inputs 540 and 532); and means for a computational node  $D_{k-1}$  in communication with said state node  $\sigma_{k+1}$  (in FIG. 5 block 502 output 560), wherein computational nodes C and D at different time instances are configured for updates in accordance with a update triggering schedule.

***Claim Rejections - 35 USC § 103***

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Claims 15 and 16 rejected under 35 U.S.C. 103(a) as being unpatentable over Admission as applied to claim 1 above, and further in view of Xu (US 20010052104).

AS per claim 15, Admission discloses claim 1. Admission in FIG. 5 discloses a method for decoding a sequence of turbo code where the updating of the channel nodes  $R_x$ ,  $R_y$  and  $R_z$  based on the received channel output includes receiving at the channel node  $R_x$  the channel output associated with a symbol  $X_i$ ; receiving at the

channel node  $R_y$  the channel output associated with a symbol  $Y_i$ ; receiving at the channel node  $R_z$  the channel output associated with a symbol  $Y_k$ ; passing from the channel node  $R_x$  a next value of the symbol  $X_i$ , based on the received channel output, to the symbol node  $X_i$ ; passing from the channel node  $R_y$  a next value of the symbol  $Y_i$ , based on the received channel output, to the symbol node  $Y_i$ ; and passing from the channel node  $R_z$  a next value of the symbol  $Z_k$ , based on the received channel output, to the symbol node  $Z_k$ . FIG. 5 doesn't teach that the next value is a representation of the likelihood of the value, but this is inhering in the process of turbo decoding, a new update in a value will represent the likelihood of this value in comparison with the previous value, this is very well known in turbo decoding process and Xu teaches the process of passing from the channel node  $R_x$  a likelihood of the symbol  $X_i$ , based on the received channel output, to the symbol node  $X_i$ ; passing from the channel node  $R_y$  a likelihood of the symbol  $Y_i$ , based on the received channel output, to the symbol node  $Y_i$ ; and passing from the channel node  $R_z$  a likelihood of the symbol  $Z_k$ , based on the received channel output, to the symbol node  $Z_k$  (Figure 3 page 2 paragraph [0018]). Teaches of FIG. 5 and Xu teachings are analogous art because they are from the same field of endeavor. Even it is inherit in FIG. 5 at the time of the invention it would have been obvious to a person of ordinary skill in the art to combine the likelihood of the value as disclosed by Xu with the turbo decoder disclosed in FIG. 5. The suggestion/motivation for doing so would have been to determine when to stop the iteration process. Therefore, it would have been obvious to combine Admission with Xu to obtain the invention as specified in claim 15.

As per claim 16, Admission in FIG. 5 shows a method for decoding a sequence of turbo code where the initializing outgoing messages from symbol nodes  $X_i$ ,  $Y_i$  and  $Z_k$  includes: passing a message from the symbol node  $X_i$  to the computational node  $C_i$  of the computational node C, where the message is based on a summation of incoming messages at the symbol node  $X_i$  (FIG. 5 input 541 of block 501 with previous values input 542 of block 501); passing a message from the symbol node  $X_i$  to the computational node  $D_k$  of the computational node D, where the message is based on a summation of incoming messages at the symbol node  $X_i$  (FIG. 5 input 532 of block 502 with previous values input 540 of block 502); passing a message from the symbol node  $Y_i$  to the computational node  $C_i$  (FIG. 5 input 542 of block 501); and passing a message from the symbol node  $Z_k$  to the computational node  $D_k$  (FIG. 5 input 540 of block 502). It is inherit that passing a message from the symbol node  $Y_i$  to the computational node  $C_i$  is based in the likelihood of the data symbol (input 541 of block 501). It is inherit that passing a message from the symbol node  $Z_k$  to the computational node  $D_k$  is based in the likelihood of the data symbol (input 532 of block 502). This is very well known in turbo decoding process and Xu teaches that passing a message from the symbol node  $Y_i$  to the computational node  $C_i$  is based in the likelihood of the data symbol (Figure 3 L<sub>a</sub> page 2 paragraph [0018]). It is inherit that passing a message from the symbol node  $Z_k$  to the computational node  $D_k$  is based in the likelihood of the data symbol (Figure 3 L<sub>e1</sub> page 2 paragraph [0018]). Teaches of FIG. 5 and Xu teachings are analogous art because they are from the same field of endeavor. Even it is inherit in FIG. 5 at the time of the invention it would have been obvious to a person of ordinary skill in the art to

combine the likelihood of the value as disclosed by Xu with the turbo decoder disclosed in FIG. 5. The suggestion/motivation for doing so would have been to determine when to stop the iteration process.

### ***Conclusion***

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Divsalar (US 6023783) discloses a hybrid concatenated codes and iterative decoding. Van Stralen (US 6304996) discloses a High-speed turbo decoder. Dotsch (US 20020031194) discloses a method and device for decoding convolutional codes. Yu (US 6307901) discloses a decoder for use in a receiver of a turbo coded communication system. Dinc (US 6393076) discloses decoding in a receiver of a convolutionally coded communication system. Lu (US 20030123563) discloses a method and apparatus for turbo encoding and decoding. XU (US 6829313) discloses decoding signals represented by a trellis of a block length divided into windows includes a step of decoding a portion of the trellis using backward recursion starting from a point that is after the end of a window backwards to the end of the window, defining a learning period, to determine a known state metric at the end of the window, the signal quality used is an intrinsic signal-to-noise ratio derived from the log-likelihood-ratio of the soft outputs of the decoded window; in particular, the intrinsic signal-to-noise ratio of the signal is defined as a summation of generated extrinsic information multiplied by a log-likelihood-ratio (LLR) value at each iteration. The use of factor graph may be seeing in Felix Lustenberger, "On the Design of Analog VLSI Iterative Decoders", Ph. D. dissertation Swiss Federal Institute of Technology, Zürich,

November 2000, pp 42. Cameron (US 20040240590) discloses Decoder design adaptable to decode coded signals using min\* or max\* processing using symbol nodes.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Juan A. Torres whose telephone number is (571) 272-3119. The examiner can normally be reached on Monday-Friday 9:00 AM - 5:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mohammad H. Ghayour can be reached on (571) 272-3021. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

JAT  
12-20-2004

  
STEPHEN CHIN  
SUPERVISORY PATENT EXAMINEE  
TECHNOLOGY CENTER 2600